2818

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Lescot, et alo

Application No.: 09/905,090

Filed: July 12, 2001

Title: APPARATUS FOR MODELING IC

SUBSTRATE NOISE UTILIZING

IMPROVED DOPING PROFILE ACCESS

KEY

Attorney Docket No.: SNTCP001X2C1 TC 2000 MAIL ROL

Examiner: To Be Assigned

Group: 2818

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail to: Commissioner for Patents, Washington, DC 20231 on August 21, 2001.

gned: Deborah Neill

INFORMATION DISCLOSURE STATEMENT 37 CFR §§1.56 AND 1.97(b)

Commissioner for Patents Washington, DC 20231

Dear Sir:

The references listed in the attached PTO Form 1449 may be material to examination of the above-identified patent application. Applicants submit the list of these references in compliance with their duty of disclosure pursuant to 37 CFR §§1.56 and 1.97. The Examiner is requested to make these references of official record in this application. The above-identified application is a continuation of prior application U.S. Patent Application No. 09/536,206. This prior application is being relied upon for an earlier filing date under 35 U.S.C. § 120. Because the listed references were either cited by the PTO, or submitted to the PTO in the prior application, under 37 CFR § 1.98(d) Applicants submit that copies need not be provided.

This Information Disclosure Statement is not to be construed as a representation that a search has been made, that additional information material to the examination of this application does not exist, or that these references indeed constitute prior art.

This Information Disclosure Statement is: (i) filed within three (3) months of the filing date of the above-referenced application, (ii) believed to be filed before the mailing date of a first



Office Action on the merits, or (iii) believed to be filed before the mailing of a first Office Action after the filing of a Request for Continued Examination under §1.114. Accordingly, it is believed that no fees are due in connection with the filing of this Information Disclosure Statement. However, if it is determined that any fees are due, the Commissioner is hereby authorized to charge such fees to Deposit Account 500388 (Order No. SNTCP001X2C1).

Respectfully submitted,

BEYER WEAVER & THOMAS, LLP

Elise R. Heilbrunn

Registration No. 42,649

P.O. Box 778 Berkeley, CA 94704-0778



Form 1449 (Modified)

Information Disclosure Statement By Applicant

(Use Several Sheets if Necessary)

Atty Docket No.

SNTCP001X2C1

Applicant: Lescot, et al. Filing Date

July 12, 2001

Group

To Be Assigned

Application No.:

To Be Assigned

U.S. Patent Documents

Examiner Initial	No.	Patent No.	Date	Patentee	Class	Sub- class	Filing Date
	A1	5,238,860	08/24/93	Sawada, et al.			01/03/92
	A2	6,103,561	08/15/00	Seshadri, et al.			03/19/99

Foreign Patent or Published Foreign Patent Application

Examiner		Document	Publication	Country or		Sub-	Trans	slation _
Initial	No.	No.	Date	Patent Office	Class	class	Yes	No
	A3	_						

Other Documents

Examiner				
Initial	No.			
	A4	Xavier Aragones, "A Contribu	ution to the Study of Substrate Coupling in	
}		Mixed-Signal Integrated Circ	uits", Universitat Politecnica de Catalunya,	
		October 1997		
	A5	François Clement, "Computer	Aided Analysis of Parasitic Substrate Coupling	
	1	in Mixed Digital-Analog Cmo	os Integrated Circuits", Ecole Polytechnique	
		Federale de Lausanne, 1996		
	A6		oise in Mixed-Signal Integrated Circuits",	
		Department of Electrical Engineering, Stanford University, December 1997		
	A7	Tallis Blalack, Jack Lau, Fran	içois J.R. Clément, and Bruce A. Wooley,	
		"Experimental Results and M	odeling of Noise Coupling in a Lightly Doped	
		Substrate", 0-7803-3393-4, @	1996 IEEE, IEDM 96-623, pages 23.3.1 –	
		23.3.4.		
	A8	Alan Pun et al., "Experimenta	al Results and Simulation of Substrate Noise	
		Coupling via Planar Spiral In	ductor in RF ICs", Dept. of IEEE, The Hong	
		Kong University of Science a	and Technology, Swiss Federal Institute of	
	1	Technology and Hewlett-Packard Laboratory, 1997		
	A9	Martin Pfost et al., "Modeling	Substrate Effects in the Design of High-Speed	
		Si-Bipolar IC's", IEEE Journal of Solid-State Circuits, Vol. 31, No. 10, October		
		1996	•	
Examiner	<u> — — </u>		Date Considered	
Examinor				
I			<u> </u>	



Form 1449 (Modified)

Information Disclosure Statement By Applicant

(Use Several Sheets if Necessary)

Atty Docket No.

SNTCP001X2C1

Applicant: Lescot, et al.

Filing Date
July 12, 2001

Application No.:


To Be Assigned

Group

To Be Assigned

Other Documents

		Other Documents			
Examine					
r					
Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication			
	B1	Sujoy Mitra et al., "A Methodology for Rapid Estimation of Substrate-Coupled			
		Switching Noise", IEEE 1995 Custom Integrated Circuits Conference, 1995			
	B2	Nishath K. Verghese et al., "Fast Parasitic Extraction for Substrate Coupling in			
		Mixed-Signal ICs", IEEE 1995 Custom Integrated Circuits Conference, 1995			
	B3	R. Gharpurey et al., "Modeling and Analysis of Substrate Coupling in Integrated			
		Circuits", IEEE 1995 Custom Integrated Circuits Conference, 1995			
	B4	Balsha R. Stanisic et al., "Addressing Substrate Coupling in Mixed-Mode IC's:			
		Simulation and Power Distribution Synthesis, IEEE Journal of Solid-State			
		Circuits, Vol. 29, No. 3, March 1994			
	B5	Kuntal Joardar, "A Simple Approach to Modeling Cross-Talk in Integrated			
		Circuits", IEEE Journal of Solid-State Circuits, Vol. 29, No. 10, October 1994			
	B6	Thomas A. Johnson et al., "Chip Substrate Resistance Modeling Technique for			
	,	Integrated Circuit Design", IEEE Transactions on Computer-Aided Design, Vol.			
		CAD-3, No. 2, April 1984			
	B7	T.A. Johnson et al., "Chip Substrate Resistance Modeling Technique for			
		Integrated Circuit Design", IEEE, 1983			
	B8	Ivan L. Wemple et al., "Mixed-Signal Switching Noise Analysis Using Voronoi-			
		Tessellated Substrate Macromodels", 32 nd Design Automation Conference, 1995			
	B9	R. Singh et al., "A Practical Approach to Modeling Substrate Coupling in			
		Realistically-Large Mixed-Signal Designs", Department of Electrical and			
		Electronic Engineering, University of Newcastle-upon-Tyne			
	B10	Drago Strle, "Crosstalk in Mixed Signal Integrated Circuits: Problems and			
		Solutions", University of Ljubjana			
	B11	Talliss Blalack et al., "The Effects of Switching Noise on an Oversampling A/D			
		Converter", 1995 IEEE International Solid-State Circuits Conference, 1995			
	B12	David K. Su et al., "Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits", IEEE Journal of Solid-State Circuits, Vol. 28, No. 4, April 1993			
	1				
Examiner	_	Date Considered			
L		1 - italian and and Draw line through citation if not in conformance and			



Other Documents

Examiner Initial No. Author, Title, Date, Place (e.g. Journal) of Publication			Other Documents			
C1 Ranjit Gharpurey et al., "Modeling and Analysis of Substrate Coupling in Integrated Circuits", IEEE Journal of Solid-State Circuits, Vol. 31, No. 3, March 1996 C2 Nishath K. Verghese et al., "Verification Techniques for Substrate Coupling and Their Application to Mixed-Signal IC Design", IEEE Journal of Solid-State Circuits, Vol. 31, No. 3, March 1996 C3 T. Smedes et al., "Layout Extraction of 3D Models for Interconnect and Substrate Parasitics", ESSDERC '95 25" European Solid State Device Researd Conference, The Hague, September 1995 C4 J.P. Raskin et al., "Coupling Effects in High-Resistivity Simox Substrates for VHF and Microwave Applications", Proceedings 1995 IEEE International SO Conference, October 1995 C5 R.B. Merrill et al., "Effect of Substrate Material on Crosstalk in Mixed Analog/Digital Integrated Circuits", IEEE, 1994 C6 A. Viviani et al., "Extended Study of Crosstalk in SOI-SIMOX Substrates", IEEE Universite Catholique de Louvain, 1995 C7 King H. Kwan et al., "Simulation and Analysis of Substrate Coupling in Realistically-Large Mixed-A/D Circuits", IEEE Symposium on VLSI circuits Digest of Technical Papers, 1996 C8 Jean-Pierre Raskin et al., "Substrate Crosstalk Reduction Using SOI Technology", IEEE Transactions on Electron Devices, Vol. 44, No. 12, December 1997 C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrumer Inc., 1997	Examiner					
Integrated Circuits", IEEE Journal of Solid-State Circuits, Vol. 31, No. 3, March 1996 C2 Nishath K. Verghese et al., "Verification Techniques for Substrate Coupling and Their Application to Mixed-Signal IC Design", IEEE Journal of Solid-State Circuits, Vol. 31, No. 3, March 1996 C3 T. Smedes et al., "Layout Extraction of 3D Models for Interconnect and Substrate Parasitics", ESSDERC'95 25 th European Solid State Device Researd Conference, The Hague, September 1995 C4 J.P. Raskin et al., "Coupling Effects in High-Resistivity Simox Substrates for VHF and Microwave Applications", Proceedings 1995 IEEE International SO Conference, October 1995 C5 R.B. Merrill et al., "Effect of Substrate Material on Crosstalk in Mixed Analog/Digital Integrated Circuits", IEEE, 1994 C6 A. Viviani et al., "Extended Study of Crosstalk in SOI-SIMOX Substrates", IEEE Universite Catholique de Louvain, 1995 C7 King H. Kwan et al., "Simulation and Analysis of Substrate Coupling in Realistically-Large Mixed-A/D Circuits", IEEE Symposium on VLSI circuits Digest of Technical Papers, 1996 C8 Jean-Pierre Raskin et al., "Substrate Crosstalk Reduction Using SOI Technology", IEEE Transactions on Electron Devices, Vol. 44, No. 12, December 1997 C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrumen Inc., 1997	Initial	No.				
March 1996 C2 Nishath K. Verghese et al., "Verification Techniques for Substrate Coupling and Their Application to Mixed-Signal IC Design", IEEE Journal of Solid-State Circuits, Vol. 31, No. 3, March 1996 C3 T. Smedes et al., "Layout Extraction of 3D Models for Interconnect and Substrate Parasitics", ESSDERC'95 25th European Solid State Device Researd Conference, The Hague, September 1995 C4 J.P. Raskin et al., "Coupling Effects in High-Resistivity Simox Substrates for VHF and Microwave Applications", Proceedings 1995 IEEE International SO Conference, October 1995 C5 R.B. Merrill et al., "Effect of Substrate Material on Crosstalk in Mixed Analog/Digital Integrated Circuits", IEEE, 1994 C6 A. Viviani et al., "Extended Study of Crosstalk in SOI-SIMOX Substrates", IEEE Universite Catholique de Louvain, 1995 C7 King H. Kwan et al., "Simulation and Analysis of Substrate Coupling in Realistically-Large Mixed-A/D Circuits", IEEE Symposium on VLSI circuits Digest of Technical Papers, 1996 C8 Jean-Pierre Raskin et al., "Substrate Crosstalk Reduction Using SOI Technology", IEEE Transactions on Electron Devices, Vol. 44, No. 12, December 1997 C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrumen Inc., 1997		C1	Ranjit Gharpurey et al., "Modeling and Analysis of Substrate Coupling in			
C2 Nishath K. Verghese et al., "Verification Techniques for Substrate Coupling and Their Application to Mixed-Signal IC Design", IEEE Journal of Solid-State Circuits, Vol. 31, No. 3, March 1996 C3 T. Smedes et al., "Layout Extraction of 3D Models for Interconnect and Substrate Parasitics", ESSDERC '95 25 th European Solid State Device Researd Conference, The Hague, September 1995 C4 J.P. Raskin et al., "Coupling Effects in High-Resistivity Simox Substrates for VHF and Microwave Applications", Proceedings 1995 IEEE International SO Conference, October 1995 C5 R.B. Merrill et al., "Effect of Substrate Material on Crosstalk in Mixed Analog/Digital Integrated Circuits", IEEE, 1994 C6 A. Viviani et al., "Extended Study of Crosstalk in SOI-SIMOX Substrates", IEEE Universite Catholique de Louvain, 1995 C7 King H. Kwan et al., "Simulation and Analysis of Substrate Coupling in Realistically-Large Mixed-A/D Circuits", IEEE Symposium on VLSI circuits Digest of Technical Papers, 1996 C8 Jean-Pierre Raskin et al., "Substrate Crosstalk Reduction Using SOI Technology", IEEE Transactions on Electron Devices, Vol. 44, No. 12, December 1997 C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrumen Inc., 1997			Integrated Circuits", IEEE Journal of Solid-State Circuits, Vol. 31, No. 3,			
and Their Application to Mixed-Signal IC Design", IEEE Journal of Solid-State Circuits, Vol. 31, No. 3, March 1996 C3 T. Smedes et al., "Layout Extraction of 3D Models for Interconnect and Substrate Parasitics", ESSDERC '95 25th European Solid State Device Researd Conference, The Hague, September 1995 C4 J.P. Raskin et al., "Coupling Effects in High-Resistivity Simox Substrates for VHF and Microwave Applications", Proceedings 1995 IEEE International SO Conference, October 1995 C5 R.B. Merrill et al., "Effect of Substrate Material on Crosstalk in Mixed Analog/Digital Integrated Circuits", IEEE, 1994 C6 A. Viviani et al., "Extended Study of Crosstalk in SOI-SIMOX Substrates", IEEE Universite Catholique de Louvain, 1995 C7 King H. Kwan et al., "Simulation and Analysis of Substrate Coupling in Realistically-Large Mixed-A/D Circuits", IEEE Symposium on VLSI circuits Digest of Technical Papers, 1996 C8 Jean-Pierre Raskin et al., "Substrate Crosstalk Reduction Using SOI Technology", IEEE Transactions on Electron Devices, Vol. 44, No. 12, December 1997 C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrumen Inc., 1997						
State Circuits, Vol. 31, No. 3, March 1996 C3 T. Smedes et al., "Layout Extraction of 3D Models for Interconnect and Substrate Parasitics", ESSDERC'95 25 th European Solid State Device Researd Conference, The Hague, September 1995 C4 J.P. Raskin et al., "Coupling Effects in High-Resistivity Simox Substrates for VHF and Microwave Applications", Proceedings 1995 IEEE International SO Conference, October 1995 C5 R.B. Merrill et al., "Effect of Substrate Material on Crosstalk in Mixed Analog/Digital Integrated Circuits", IEEE, 1994 C6 A. Viviani et al., "Extended Study of Crosstalk in SOI-SIMOX Substrates", IEEE Universite Catholique de Louvain, 1995 C7 King H. Kwan et al., "Simulation and Analysis of Substrate Coupling in Realistically-Large Mixed-A/D Circuits", IEEE Symposium on VLSI circuits Digest of Technical Papers, 1996 C8 Jean-Pierre Raskin et al., "Substrate Crosstalk Reduction Using SOI Technology", IEEE Transactions on Electron Devices, Vol. 44, No. 12, December 1997 C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrumentinc., 1997		C2	Nishath K. Verghese et al., "Verification Techniques for Substrate Coupling			
C3 T. Smedes et al., "Layout Extraction of 3D Models for Interconnect and Substrate Parasitics", ESSDERC'95 25 th European Solid State Device Researd Conference, The Hague, September 1995 C4 J.P. Raskin et al., "Coupling Effects in High-Resistivity Simox Substrates for VHF and Microwave Applications", Proceedings 1995 IEEE International SO Conference, October 1995 C5 R.B. Merrill et al., "Effect of Substrate Material on Crosstalk in Mixed Analog/Digital Integrated Circuits", IEEE, 1994 C6 A. Viviani et al., "Extended Study of Crosstalk in SOI-SIMOX Substrates", IEEE Universite Catholique de Louvain, 1995 C7 King H. Kwan et al., "Simulation and Analysis of Substrate Coupling in Realistically-Large Mixed-A/D Circuits", IEEE Symposium on VLSI circuits Digest of Technical Papers, 1996 C8 Jean-Pierre Raskin et al., "Substrate Crosstalk Reduction Using SOI Technology", IEEE Transactions on Electron Devices, Vol. 44, No. 12, December 1997 C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrumer Inc., 1997			and Their Application to Mixed-Signal IC Design", IEEE Journal of Solid-			
Substrate Parasitics", ESSDERC'95 25 th European Solid State Device Researd Conference, The Hague, September 1995 C4 J.P. Raskin et al., "Coupling Effects in High-Resistivity Simox Substrates for VHF and Microwave Applications", Proceedings 1995 IEEE International SO Conference, October 1995 C5 R.B. Merrill et al., "Effect of Substrate Material on Crosstalk in Mixed Analog/Digital Integrated Circuits", IEEE, 1994 C6 A. Viviani et al., "Extended Study of Crosstalk in SOI-SIMOX Substrates", IEEE Universite Catholique de Louvain, 1995 C7 King H. Kwan et al., "Simulation and Analysis of Substrate Coupling in Realistically-Large Mixed-A/D Circuits", IEEE Symposium on VLSI circuits Digest of Technical Papers, 1996 C8 Jean-Pierre Raskin et al., "Substrate Crosstalk Reduction Using SOI Technology", IEEE Transactions on Electron Devices, Vol. 44, No. 12, December 1997 C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrumer Inc., 1997						
Conference, The Hague, September 1995 C4 J.P. Raskin et al., "Coupling Effects in High-Resistivity Simox Substrates for VHF and Microwave Applications", Proceedings 1995 IEEE International SO Conference, October 1995 C5 R.B. Merrill et al., "Effect of Substrate Material on Crosstalk in Mixed Analog/Digital Integrated Circuits", IEEE, 1994 C6 A. Viviani et al., "Extended Study of Crosstalk in SOI-SIMOX Substrates", IEEE Universite Catholique de Louvain, 1995 C7 King H. Kwan et al., "Simulation and Analysis of Substrate Coupling in Realistically-Large Mixed-A/D Circuits", IEEE Symposium on VLSI circuits Digest of Technical Papers, 1996 C8 Jean-Pierre Raskin et al., "Substrate Crosstalk Reduction Using SOI Technology", IEEE Transactions on Electron Devices, Vol. 44, No. 12, December 1997 C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrumental., 1997		C3	T. Smedes et al., "Layout Extraction of 3D Models for Interconnect and			
C4 J.P. Raskin et al., "Coupling Effects in High-Resistivity Simox Substrates for VHF and Microwave Applications", Proceedings 1995 IEEE International SO Conference, October 1995 C5 R.B. Merrill et al., "Effect of Substrate Material on Crosstalk in Mixed Analog/Digital Integrated Circuits", IEEE, 1994 C6 A. Viviani et al., "Extended Study of Crosstalk in SOI-SIMOX Substrates", IEEE Universite Catholique de Louvain, 1995 C7 King H. Kwan et al., "Simulation and Analysis of Substrate Coupling in Realistically-Large Mixed-A/D Circuits", IEEE Symposium on VLSI circuits Digest of Technical Papers, 1996 C8 Jean-Pierre Raskin et al., "Substrate Crosstalk Reduction Using SOI Technology", IEEE Transactions on Electron Devices, Vol. 44, No. 12, December 1997 C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrument Inc., 1997						
VHF and Microwave Applications", Proceedings 1995 IEEE International SO Conference, October 1995 C5 R.B. Merrill et al., "Effect of Substrate Material on Crosstalk in Mixed Analog/Digital Integrated Circuits", IEEE, 1994 C6 A. Viviani et al., "Extended Study of Crosstalk in SOI-SIMOX Substrates", IEEE Universite Catholique de Louvain, 1995 C7 King H. Kwan et al., "Simulation and Analysis of Substrate Coupling in Realistically-Large Mixed-A/D Circuits", IEEE Symposium on VLSI circuits Digest of Technical Papers, 1996 C8 Jean-Pierre Raskin et al., "Substrate Crosstalk Reduction Using SOI Technology", IEEE Transactions on Electron Devices, Vol. 44, No. 12, December 1997 C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrumer Inc., 1997			Conference, The Hague, September 1995			
Conference, October 1995 C5 R.B. Merrill et al., "Effect of Substrate Material on Crosstalk in Mixed Analog/Digital Integrated Circuits", IEEE, 1994 C6 A. Viviani et al., "Extended Study of Crosstalk in SOI-SIMOX Substrates", IEEE Universite Catholique de Louvain, 1995 C7 King H. Kwan et al., "Simulation and Analysis of Substrate Coupling in Realistically-Large Mixed-A/D Circuits", IEEE Symposium on VLSI circuits Digest of Technical Papers, 1996 C8 Jean-Pierre Raskin et al., "Substrate Crosstalk Reduction Using SOI Technology", IEEE Transactions on Electron Devices, Vol. 44, No. 12, December 1997 C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrumer Inc., 1997		C4	J.P. Raskin et al., "Coupling Effects in High-Resistivity Simox Substrates for			
C5 R.B. Merrill et al., "Effect of Substrate Material on Crosstalk in Mixed Analog/Digital Integrated Circuits", IEEE, 1994 C6 A. Viviani et al., "Extended Study of Crosstalk in SOI-SIMOX Substrates", IEEE Universite Catholique de Louvain, 1995 C7 King H. Kwan et al., "Simulation and Analysis of Substrate Coupling in Realistically-Large Mixed-A/D Circuits", IEEE Symposium on VLSI circuits Digest of Technical Papers, 1996 C8 Jean-Pierre Raskin et al., "Substrate Crosstalk Reduction Using SOI Technology", IEEE Transactions on Electron Devices, Vol. 44, No. 12, December 1997 C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrumer Inc., 1997						
Analog/Digital Integrated Circuits", IEEE, 1994 C6 A. Viviani et al., "Extended Study of Crosstalk in SOI-SIMOX Substrates", IEEE Universite Catholique de Louvain, 1995 C7 King H. Kwan et al., "Simulation and Analysis of Substrate Coupling in Realistically-Large Mixed-A/D Circuits", IEEE Symposium on VLSI circuits Digest of Technical Papers, 1996 C8 Jean-Pierre Raskin et al., "Substrate Crosstalk Reduction Using SOI Technology", IEEE Transactions on Electron Devices, Vol. 44, No. 12, December 1997 C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrumental., 1997						
C6 A. Viviani et al., "Extended Study of Crosstalk in SOI-SIMOX Substrates", IEEE Universite Catholique de Louvain, 1995 C7 King H. Kwan et al., "Simulation and Analysis of Substrate Coupling in Realistically-Large Mixed-A/D Circuits", IEEE Symposium on VLSI circuits Digest of Technical Papers, 1996 C8 Jean-Pierre Raskin et al., "Substrate Crosstalk Reduction Using SOI Technology", IEEE Transactions on Electron Devices, Vol. 44, No. 12, December 1997 C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrumental., 1997		C5				
IEEE Universite Catholique de Louvain, 1995 C7 King H. Kwan et al., "Simulation and Analysis of Substrate Coupling in Realistically-Large Mixed-A/D Circuits", IEEE Symposium on VLSI circuits Digest of Technical Papers, 1996 C8 Jean-Pierre Raskin et al., "Substrate Crosstalk Reduction Using SOI Technology", IEEE Transactions on Electron Devices, Vol. 44, No. 12, December 1997 C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrumentation, 1997			Analog/Digital Integrated Circuits", IEEE, 1994			
C7 King H. Kwan et al., "Simulation and Analysis of Substrate Coupling in Realistically-Large Mixed-A/D Circuits", IEEE Symposium on VLSI circuits Digest of Technical Papers, 1996 C8 Jean-Pierre Raskin et al., "Substrate Crosstalk Reduction Using SOI Technology", IEEE Transactions on Electron Devices, Vol. 44, No. 12, December 1997 C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrumental Inc., 1997		C6	A. Viviani et al., "Extended Study of Crosstalk in SOI-SIMOX Substrates",			
Realistically-Large Mixed-A/D Circuits", IEEE Symposium on VLSI circuits Digest of Technical Papers, 1996 C8 Jean-Pierre Raskin et al., "Substrate Crosstalk Reduction Using SOI Technology", IEEE Transactions on Electron Devices, Vol. 44, No. 12, December 1997 C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrumentation, 1997			IEEE Universite Catholique de Louvain, 1995			
Digest of Technical Papers, 1996 C8 Jean-Pierre Raskin et al., "Substrate Crosstalk Reduction Using SOI Technology", IEEE Transactions on Electron Devices, Vol. 44, No. 12, December 1997 C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrumental., 1997		C7	King H. Kwan et al., "Simulation and Analysis of Substrate Coupling in			
C8 Jean-Pierre Raskin et al., "Substrate Crosstalk Reduction Using SOI Technology", IEEE Transactions on Electron Devices, Vol. 44, No. 12, December 1997 C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrumental., 1997	[
Technology", IEEE Transactions on Electron Devices, Vol. 44, No. 12, December 1997 C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrumental., 1997			Digest of Technical Papers, 1996			
December 1997 C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrumental., 1997		C8	Jean-Pierre Raskin et al., "Substrate Crosstalk Reduction Using SOI			
C9 Nishath K. Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrumental., 1997						
Mixed-Signal Coupling in RF Integrated Circuits", IEEE Journal of Solid-Sta Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrument Inc., 1997		<u> </u>				
Circuits, Vol. 33, No. 3, March 1998 C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrument Inc., 1997		C9	Nishath K. Verghese et al., "Computer-Aided Design Considerations for			
C10 Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrument Inc., 1997						
Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instrument Inc., 1997		ļ	Circuits, Vol. 33, No. 3, March 1998			
Inc., 1997		C10	Ranjit Gharpurey et al., "Transform Domain Techniques for Efficient			
			Extraction of Substrate Parasitics", IEEE DSPSR&D Center, Texas Instruments			
Examiner Date Considered						
	Examiner		Date Considered			



Form 1449 (Modified)

Information Disclosure Statement By Applicant

(Use Several Sheets if Necessary)

Atty Docket No. SNTCP001X2C1

Application No.:
To Be Assigned

Applicant: Lescot, et

Lescot, et al. Filing Date

July 12, 2001

Group

To Be Assigned

Other Documents

Examiner	Ţ	
Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication
	D1	W. Liu et al., "R.F. MOSFET Modeling Accounting for Distributed Substrate and Channel Resistances with Emphasis on the BSIM3v3 SPICE Model", IEEE, 1997
	D2	Francois J.R. Clement, IC SUBSTRATE NOISE MODELING WITH IMPROVED SURFACE GRIDDING TECHNIQUE, U.S. Patent Application No. 09/495,078, filed January 31, 2000, 57 pages.
	D3	François J.R. Clement, IC SUBSTRATE NOISE MODELING, U.S. Patent Application No. 09/262,735, filed March 4, 1999, 54 pages.
	D4	Jean-Michel Richer, IC SUBSTRATE NOISE MODELING INCLUDING EXTRACTED CAPACITANCE FOR IMPROVED ACCURACY, U.S. Patent Application No. 09/536,256, filed March 27, 2000, 89 pages.
Examiner	1	Date Considered